## Important Information

## 1. Main adjustment <br> 2. Check point for each error <br> 3. IC701 (M101C12GHA)

For the above 3 items, a supplementary edition will be issued in early July.

## JVC

## SERVICE MANUAL DVD PLAYER

## XV-521BK/523GD XV-525BK/421BK



## Contents

Safety precautions$1-2$
Importance administering point on the safety ------ 1-3
Dismantling and assemblingthe traverse unit1-4

## Safety Precautions

1. This design of this product contains special hardware and many circuits and components specially for safety purposes. For continued protection, no changes should be made to the original design unless authorized in writing by the manufacturer. Replacement parts must be identical to those used in the original circuits. Services should be performed by qualified personnel only.
2. Alterations of the design or circuitry of the product should not be made. Any design alterations of the product should not be made. Any design alterations or additions will void the manufacturer's warranty and will further relieve the manufacture of responsibility for personal injury or property damage resulting therefrom.
3. Many electrical and mechanical parts in the products have special safety-related characteristics. These characteristics are often not evident from visual inspection nor can the protection afforded by them necessarily be obtained by using replacement components rated for higher voltage, wattage, etc. Replacement parts which have these special safety characteristics are identified in the Parts List of Service Manual. Electrical components having such features are identified by shading on the schematics and by ( $\Lambda$ ) on the Parts List in the Service Manual. The use of a substitute replacement which does not have the same safety characteristics as the recommended replacement parts shown in the Parts List of Service Manual may create shock, fire, or other hazards.
4. The leads in the products are routed and dressed with ties, clamps, tubings, barriers and the like to be separated from live parts, high temperature parts, moving parts and/or sharp edges for the prevention of electric shock and fire hazard. When service is required, the original lead routing and dress should be observed, and it should be confirmed that they have been returned to normal, after re-assembling.
5. Leakage currnet check (Electrical shock hazard testing)

After re-assembling the product, always perform an isolation check on the exposed metal parts of the product (antenna terminals, knobs, metal cabinet, screw heads, headphone jack, control shafts, etc.) to be sure the product is safe to operate without danger of electrical shock.
Do not use a line isolation transformer during this check.

- Plug the AC line cord directly into the AC outlet. Using a "Leakage Current Tester", measure the leakage current from each exposed metal parts of the cabinet, particularly any exposed metal part having a return path to the chassis, to a known good earth ground. Any leakage current must not exceed 0.5mA AC (r.m.s.)
- Alternate check method

Plug the AC line cord directly into the AC outlet. Use an AC voltmeter having, 1,000 ohms per volt or more sensitivity in the following manner. Connect a $1,500 \Omega 10 \mathrm{~W}$ resistor paralleled by a $0.15 \mu \mathrm{~F}$ AC-type capacitor between an exposed metal part and a known good earth ground.
Measure the AC voltage across the resistor with the $A C$ voltmeter.
Move the resistor connection to eachexposed metal part, particularly any exposed metal part having a return path to the chassis, and meausre the AC voltage across the resistor. Now, reverse the plug in the AC outlet and repeat each measurement. voltage measured Any must not exceed 0.75 V AC (r.m.s.). This corresponds to $0.5 \mathrm{~mA} A C$ (r.m.s.).


## Warning

1. This equipment has been designed and manufactured to meet international safety standards.
2. It is the legal responsibility of the repairer to ensure that these safety standards are maintained.
3. Repairs must be made in accordance with the relevant safety standards.
4. It is essential that safety critical components are replaced by approved parts.
5. If mains voltage selector is provided, check setting for local voltage.

## CAUTION Burrs formed during molding may be left over on some parts of the chassis. Therefore,

pay attention to such burrs in the case of preforming repair of this system.

## Importance administering point on the safety



For USA and Canada / pour États - Unis d' Amérique et Canada


## Dismantling and assembling the traverse unit

## 1. Notice regarding replacement of optical pickup

Electrostatic discharge (ESD), which occurs when static electricity stored in the body, fabric, etc. is discharged, can destroy the laser diode in the traverse unit (optical pickup). Take care to prevent this when performing repairs to the optical pickup or connected devices.
(Refer to the section regarding anti-static measures.)

1. Do not touch the area around the laser diode and actuator.
2. Do not check the laser diode using a tester, as the diode may easily be destroyed.
3. It is recommended that you use a grounded soldering iron when shorting or removing the laser diode. Recommended soldering iron: HAKKO ESD-compatible product
4. Solder the land on the optical pickup's flexible cable.

- Note : Short the land after shorting the terminal on the flexible cable using a clip, etc., when using an ungrounded soldering iron.
- Note : After shorting the laser diode according to the procedure above, remove the solder according to the text explanation.


Shot with the clip

## Disassembly method

< Main body>

## ■Removing the top cover (See Fig.1)

1. Remove the four screws $A$ on both side of the body.
2. Remove the two screws B on the back of the body.
3. Lift up the rear part of the top cover while pulling the lower part of the sides, then detach upward.

## ■Removing the rear panel (See Fig.2)

- Prior to performing the following procedure, remove the top cover.

1. Remove the seven screws $C$ on the back of the body.


Fig. 1


Fig. 2

## ■Removing the fitting (See Fig. 3 to 6)

- Prior to performing the following procedure, remove the top cover.

ATTENTION: To remove the front panel assembly and the DVD mechanism assembly, remove the fitting in advance.

- by hand -

1. Turn over the body. Insert a screwdriver into the hole of the bottom chassis and turnit. The loading tray will be ejected out of the front panel assembly.
2. Pull the loading tray toward the front.
3. Remove the fitting upward from the loading tray at the joints b .
4. Push and return the loading tray.


Fig. 3
Front panel assembly


Fig. 4


Fig. 5


Fig. 6

## Removing the front panel assembly

(See Fig. 7 to 10)

- Prior to performing the following procedure, remove the top cover and the fitting.

1. Disconnect the card wire from connector CN703 on the main board.
2. Turn over the body and remove the screw D attaching the front panel assembly.
3. Release the five joints c on both sides and bottom of the body and remove the front panel assembly toward the front.

ATTENTION: The connector CN832 on the front panel assembly and CN971 on the AC jack board will be disconnected at the same time.


Fig. 8


Fig. 9


Fig. 10

Removing the DVD mechanism assembly (See Fig. 11 to 14)

- Prior to performing the following procedure, remove the top cover and the front panel assembly.

1. Disconnect the card wire from connector CN101 on the DVD Servo.
2. Disconnect the harness from connector CNO31 on the DVD mechanism assembly.
3. Remove the screw E on the rear left part of the loading tray.
4. From the front side of the DVD mechanism assembly, move the lever $d$ in the direction of the arrow and pull out the loading tray.
5. Remove the two screws $F$ on the upper side of the DVD mechanism assembly. Then release the two joints e and detach the clamper base back-upward.
6. Remove the three screws $G$ attaching the DVD mechanism assembly.


Fig. 11


Fig. 12


Fig. 13


Fig. 14

## -Removing the AC jack board

(See Fig. 15 and 16)

- Prior to performing the following procedure, remove the top cover and the front panel assembly.

1. Remove the two screws $H$ attaching the $A C$ jack board.
2. Remove the two screws $C$ on the rear panel.
3. Disconnect connector CN951 and CN961 on the AC jack board from CN704 and CN705 on the main board respectively.

## -Removing the DVD Servo

(See Fig. 17 and 18)

- Prior to performing the following procedure, remove the top cover.

1. Remove the screw I attaching the DVD Servo.
2. Pull out the DVD Servo from the fix $f$ while pinching the fix $f$.
3. Disconnect connector CN501, CN502 and CN503 on the DVD Servo from CN601, CN701 and CN706 on the main board respectively.


Fig. 15


Fig. 16


Fig. 17


Fig. 18

## - Removing the main board

(See Fig. 19 and 20)

- Prior to performing the following procedure, remove the top cover, the front panel assembly, the DVD mechanism assembly, the AC jack board and the DVD Servo.

1. Remove the three screws $J$ attaching the main board.
2. Remove the two screws $C$ on the rear panel.

## <Front panel assembly>

- Prior to performing the following procedure, remove the top cover and the front panel assembly.


## ■Removing the power switch board

 (See Fig.21)1. Unsolder connector FW841 on the power switch board on the back of the front panel assembly.
2. Remove the two screws $K$ attaching the power switch board.
3. Push the two tabs $g$ in the direction of the arrow and remove the power switch board.

## ■Removing the LCD board (See Fig.22)

1. Unsolder connector FW802 and soldering h on the LCD board.
2. Remove the four screws $L$ attaching the LCD board.

## ■Removing the search switch board

(See Fig.20)

1. Unsolder soldering i on the search switch board.
2. Remove the three screws M.
3. Release the four tabs j in the direction of the arrow and remove the search switch board.


Fig. 19


Fig. 20


Fig. 22

## <DVD mechanism>

## - Removing the traverse mechanism unit

(See Fig. 1 and 2)

1. Remove the screw $A$ and the spring on the upper side of the loading base assembly.
2. Move the rear part of the traverse mechanism unit upward and pull backward to release the two joints a with the base chassis.

ATTENTION: When reattaching, engage the two joints a and make sure the front springs and the four insulators of the traverse mechanism unit are correctly attached.


Fig. 1


1. Move the cam plate on the upper side of the loading base assembly in the direction of the arrow.
2. Remove the belt from the motor pulley.
3. Remove the two screws $B$ attaching the loading motor.
4. Turn over the loading base assembly and release the loading motor board from the three tabs $b$ while spreading them outward. The loading motor board will be detached with the loading motor.
5. Unsolder soldering c on the loading motor board and remove the loading motor.

Ref.: To remove the loading motor board only, unsolder soldering $c$ on the loading motor and release the three tabs $b$.


Fig. 3


Fig. 4

## ■Removing the pickup (See Fig. 5 to 9)

※ It is not necessary to remove the traverse mechanism unit.

1. Solder soldering $d$ on the flexible board next to the pickup unit.
2. From the bottom of the traverse mechanism unit, disconnect the flexible wire from CN10 on the pickup board.

ATTENTION: Disconnecting the flexible wire without soldering may cause damage to the pickup.
3. Remove the screw $C$ attaching the shaft stopper (R) on the upper side of the traverse mechanism unit. Pull the side of the shaft stopper ( $R$ ) outward to release the joint e and remove it upward. Remove the skew spring at the same time.
4. Move the shaft in the direction of the arrow to release it from the part f .
5. Release the joint $g$ with the shaft and remove the pickup with the shaft.
6. Pull out the shaft.
7. Remove the screw $D$ attaching the switch actuator.


Fig. 5


Fig. 6


Fig. 7


Fig. 8

## - Removing the pickup board

(See Fig. 5 and 10)
※lt is not necessary to remove the traverse mechanism unit.

1. Solder soldering $d$ on the flexible board next to the pickup unit.
2. From the bottom of the traverse mechanism unit, disconnect the flexible wire from CN10 on the pickup board.

ATTENTION: Disconnecting the flexible wire without soldering may cause damage to the pickup.
3. Unsolder soldering h , i and j of each harness on the pickup board.
4. Remove the screw E attaching the pickup board and release the two joints k .

## -Removing the feed motor assembly

(See Fig.5, 10 and 11)

- Prior to performing the following procedure, remove the traverse mechanism unit.

1. Solder soldering $d$ on the flexible board next to the pickup unit.
2. From the bottom of the traverse mechanism unit, disconnect the flexible wire from CN10 on the pickup board.

ATTENTION: Disconnecting the flexible wire without soldering may cause damage to the pickup.
3. Unsolder soldering $h$ of the motor harness on the pickup board.
4. Remove the two screws F attaching the feed motor assembly and remove the thrust spring. Move the feed motor assembly in the direction of the arrow to pull it out from the feed holder.


Fig. 5


Fig. 10


Fig. 11

## Removing the turn table assembly

 (See Fig.5, 10, 12 and 13)- Prior to performing the following procedure, remove the traverse mechanism unit.

1. Solder soldering $d$ on the flexible board next to the pickup unit.
2. From the bottom of the traverse mechanism unit, disconnect the flexible wire from CN10 on the pickup board.

ATTENTION: Disconnecting the flexible wire without soldering may cause damage to the pickup.
3. Unsolder soldering $i$ and $j$ of the harness extending from the turning table assembly to the pickup board.
4. Remove the screw $G$ attaching the shaft stopper (F) on the upper side of the traverse mechanism unit. Pull the side of the shaft stopper (F) outward to release the joint I and remove it upward. Remove the spring at the same time.
5. Remove the screw $H$ attaching the turn table assembly.
6. Move the turn table assembly outward and pull out from the shaft. Then remove it from the base chassis.


Fig. 5


Fig. 10


Fig. 12


Fig. 13

## Precautions for Service

## Handling of Traverse Unit and Laser Pickup

1. Do not touch any peripheral element of the pickup or the actuator.
2. The traverse unit and the pickup are precision devices and therefore must not be subjected to strong shock.
3. Do not use a tester to examine the laser diode. (The diode can easily be destroyed by the internal power supply of the tester.)
4. To replace the traverse unit, pull out the metal short pin for protection from charging.
5. When replacing the pickup, after mounting a new pickup, remove the solder on the short land which is provided at the center of the flexible wire to open the circuit.
6. Half-fixed resistors for laser power adjustment are adjusted in pairs at shipment to match the characteristics of the optical block.
Do not change the setting of these half-fixed resistors for laser power adjustment.

## Destruction of Traverse Unit and Laser Pickup by Static Electricity

Laser diodes are easily destroyed by static electricity charged on clothing or the human body. Before repairing peripheral elements of the traverse unit or pickup, be sure to take the following electrostatic protection:

1. Wear an antistatic wrist wrap.
2. With a conductive sheet or a steel plate on the workbench on which the traverse unit or the pick up is to be repaired, ground the sheet or the plate.
3. After removing the flexible wire from the connector (CN101), short-circuit the flexible wire by the metal clip.
4. Short-circuit the laser diode by soldering the land which is provided at the center of the flexible wire for the pickup. After completing the repair, remove the solder to open the circuit.


## When replacing the Mechanism Unit, turn ON the laser switch that is located at the lower of the pick up after replacement.

## Description of major ICs

AK93C45AF-W (IC791) : CMOS EEPROM
1.Pin Layout

2.Pin Functions

| Symbol | Function |
| :---: | :---: |
| CS | Chip Select |
| SK | Serial Clock Input |
| DI | Serial Data Input |
| DO | Serial Data Output |
| Vcc | Power Supply |
| GND | Ground |
| NC | Non connection |

## 3.Block Diagram



## AK93C65AF-X (IC403) : EEPROM

1.Terminal layout


## 2.Block diagram



## 3.Pin function

| Pin no. | Symbol | Function |
| :---: | :---: | :--- |
| 1 | PE | Program enable (With built-in pull-up resistor) |
| 2 | VCC | Power supply |
| 3 | CS | Chip selection |
| 4 | SK | Cereal clock input |
| 5 | DI | Cereal data input |
| 6 | DO | Cereal data output |
| 7 | GND | Ground |
| 8 | NC | No connection |

NOTE : The pull-up resistor of the PE pin is about $2.5 \mathrm{M} \Omega(\mathrm{VCC}=5 \mathrm{~V})$

## AN8702FH (IC101) : Front end processor

1.Terminal Layout

2.Pin Functions

| Pin No. | Symbol | I/O |  |
| :---: | :--- | :---: | :--- |
| 1 | PC1 |  |  |
| 2 | PC01 |  |  |
| 3 | PC2 |  |  |
| 4 | PC02 |  |  |
| 5 | TGBAL | I | Tangential phase balance control terminal |
| 6 | TBAL | I | Tracking balance control terminal |
| 7 | FBAL | I | Focus balance control terminal |
| 8 | POFLT | O | Track detection threshold value level terminal |
| 9 | DTRD | I | Data slice part data read signal input terminal (For RAM) |
| 10 | IDGT | I | Data slice part address part gate signal input terminal (For RAM) |
| 11 | STANDBY | I | Standby mode control terminal |
| 12 | SEN | I | SEN (Serial data input terminal) |
| 13 | SCK | I | SCK (Serial data input terminal) |
| 14 | STDI | I | STDI (Serial data input terminal) |
| 15 | RSEL |  |  |
| 16 | JLINE |  |  |
| 17 | TEN |  |  |
| 18 | TEOUT | O | Tracking error signal output terminal |


| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 19 | ASN |  |  |
| 20 | ASOUT |  |  |
| 21 | FEN | 1 | Focus error output amplifier reversing input terminal |
| 22 | FEOUT | 0 | Focus error signal output terminal |
| 23 | VSS | - | Ground |
| 24 | TG | 0 | Tangential phase error signal output terminal |
| 25 | VDD | - | Apply 3V |
| 26 | GND2 | - | Ground |
| 27 | VREF2 | 0 | VREF2 voltage output terminal |
| 28 | VCC2 | - | Apply 5V |
| 29 | VHALF | 0 | VHALF voltage output terminal |
| 30 | DFLTON |  |  |
| 31 | DFLTOP |  |  |
| 32 | DSFLT |  |  |
| 33 | GND3 | - | Ground |
| 34 | RFDIFO |  |  |
| 35 | RFOUT |  |  |
| 36 | VCC3 | - | Apply 5V |
| 37 | RFC |  |  |
| 38 | DCRF | 0 | All addition amplifier capacitor terminal |
| 39 | OFTR | 0 | OFTR output terminal |
| 40 | BDO |  |  |
| 41 | RFENV | 0 | RF envelope output terminal |
| 42 | BOTTOM | 0 | Bottom envelope detection filter terminal |
| 43 | PEAK | 0 | Peak envelope detection filter terminal |
| 44 | AGCG | 0 | AGC amplifier gain control terminal |
| 45 | AGCO |  |  |
| 46 | TESTSG | 1 | TEST signal input terminal |
| 47 | RFINP | 1 | RF signal positive input terminal |
| 48 | RFINN | I | RF signal negative input terminal |
| 49 | VIN5 | I | Focus input of external division into two terminal |
| 50 | VIN6 | 1 | Focus input of external division into two terminal |
| 51 | VIN7 | 1 |  |
| 52 | VIN8 | I | 1 |
| 53 | VIN9 | 1 |  |
| 54 | VIN10 | 1 |  |
| 55 | VCC1 | - | Apply 5V |
| 56 | VREF1 | 0 | VREF1 voltage output terminal |
| 57 | VIN1 | 1 | External division into four (DVD/CD) RF input terminal1 |
| 58 | VIN2 | I | External division into four (DVD/CD) RF input terminal2 |
| 59 | VIN3 | 1 | External division into four (DVD/CD) RF input terminal3 |
| 60 | VIN4 | 1 | External division into four (DVD/CD) RF input terminal4 |
| 61 | GND1 | - | Ground |
| 62 | VIN11 | 1 |  |
| 63 | VIN12 | 1 |  |
| 64 | HDTYPE |  |  |

1.Block diagram

2.Pin function

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :---: | :--- | :---: | :---: | :--- |
| 1 | VCC | Power supply | 26 | VSS | Connect to GND |
| 2,3 | DQ0,1 | Data input/output | $27 \sim 32$ | A4~9 | Address inputs |
| 4 | VSS | Connect to GND | 33 | NC | Non connect |
| 5,6 | DQ2,3 | Data input/output | 34 | CKE | Clock enable |
| 7 | VDD | Power supply | 35 | CLK | System clock input |
| 8,9 | DQ4,5 | Data input/output | 36 | UDQM | Upper DQ mask enable |
| 10 | VSS | Connect to GND | 37 | NC | Non connect |
| 11,12 | DQ6,7 | Data input/output | 38 | VCC | Power supply |
| 13 | VCC | Power supply | 39,40 | DQ8,9 | Data input/output |
| 14 | LDQM | Lower DQ mask enable | 41 | VSS | Connect to GND |
| 15 | $\overline{\text { WE }}$ | Write enable | 42,43 | DQ10,11 | Data input/output |
| 16 | $\overline{\text { CAS }}$ | Column address strobe | 44 | VDD | Power supply |
| 17 | $\overline{\text { RAS }}$ | Row address strobe | 45,46 | DQ12,13 | Data input/output |
| 18 | $\overline{\text { CS }}$ | Chip enable | 47 | VSS | Connect to GND |
| 19,20 | A11,10 | Address inputs | 48,49 | DQ14,15 | Data input/output |
| $21 \sim 24$ | AO~3 | Address inputs | 50 | VSS | Connect to GND |
| 25 | VCC | Power supply |  |  |  |

MC44724AVFU (IC554) : VIDEO ENCODER


## MN102L25GDZ1（IC401）：UNIT CPU

1．Terminal layout

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | トオヘヘNスヘ |  |  |  |
| ADSCIRQ | 76 |  | 50 | TRVSW |
| ODCIRQ | 77 |  | 49 | HMFON |
| DECIRQ | 78 |  | 48 | CD／DVD |
| WAKEUP | 79 |  | 47 | ／ADPD |
| ODCIRQ2 | 80 |  | 46 | HAGUP |
| ADSEP | 81 |  | 45 | TXSEL |
| RST | 82 |  | 44 | A20 |
| VDD | 83 |  | 43 | VSS |
| TEST1 | 84 |  | 42 | A19 |
| TEST2 | 85 |  | 41 | A18 |
| TEST3 | 86 |  | 40 | A17 |
| TEST4 | 87 |  | 39 | A16 |
| TEST5 | 88 | MN102L25GDZ1 | 38 | A15 |
| TEST6 | 89 |  | 37 | A14 |
| TEST7 | 90 |  | 36 | A13 |
| TEST8 | 91 |  | 35 | A12 |
| VSS | 92 |  | 34 | VDD |
| D0 | 93 |  | 33 | A11 |
| D1 | 94 |  | 32 | A10 |
| D2 | 95 |  | 31 | A9 |
| D3 | 96 |  | 30 | A8 |
| D4 | 97 |  | 29 | A7 |
| D5 | 98 |  | 28 | A6 |
| D6 | 99 |  | 27 | A5 |
| D7 | 100 |  | 26 | A4 |
|  |  |  |  |  |
|  |  |  |  |  |

2.Pin function

| Pin No. | Symbol | I/O | Function | Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | WAIT | 1 | Micon wait signal input | 51 | FGIN | 1 | Photo input |
| 2 | RE | 0 | Read enable | 52 | TRS |  |  |
| 3 | SPMUTE | 0 |  | 53 | ADSCEN | 0 | Serial enable signal for ADSC |
| 4 | WEN | 0 | Write enable | 54 | VDD | - | Power supply |
| 5 | CSO | 0 | Non connect | 55 | FEPEN | 0 | Serial enable signal for FEP |
| 6 | CS1 | 0 | Chip select for ODC | 56 | SLEEP | 0 | Standby signal for FEP |
| 7 | CS2 | 0 | Chip select for ZIVA | 57 | BUSY | 1 | Communication busy |
| 8 | CS3 | 0 | Chip select for outer ROM | 58 | REQ | 0 | Communication Request |
| 9 | DRVMUTE | 0 | Driver mute | 59 | CIRCEN | 0 | CIRC command select |
| 10 | SPKICK | 0 | Spin kick (Non connect) | 60 | HSSEEK | 0 | Seek select |
| 11 | LSIRST | 0 | LSI reset | 61 | VSS |  | Ground |
| 12 | WORD | 0 | Bus selection input | 62 | EPCS | 0 | EEPROM chip select |
| 13 | A0 | 0 | Address bus 0 for CPU | 63 | EPSK | 0 | EEPROM clock |
| 14 | A1 | 0 | Address bus 1 for CPU | 64 | DPDI | 1 | EEPROM data input |
| 15 | A2 | 0 | Address bus 2 for CPU | 65 | EPDO | 0 | EEPROM data output |
| 16 | A3 | 0 | Address bus 3 for CPU | 66 | VDD | - | Power supply |
| 17 | VDD | - | Power supply | 67 | SCLKO | 1 | Communication clock |
| 18 | SYSCLK | 0 | System clock signal output | 68 | S2UDT | 1 | Communication input data |
| 19 | VSS | - | Ground | 69 | U2SDT | 0 | Communication output data |
| 20 | XI | - | Not use (Connect to vss) | 70 | CPSCK | 0 | Clock for ADSC serial |
| 21 | XO | - | Non connect | 71 | SDIN | 1 | ADSC serial data input |
| 22 | VDD | - | Power supply | 72 | SDOUT | 0 | ADSC serial data output |
| 23 | OSCl | 1 | Clock signal input(13.5MHz) | 73 | - | - | Not use |
| 24 | OSCO | 0 | Clock signal output(13.5MHz) | 74 | - | - | Not use |
| 25 | MODE | 1 | CPU Mode selection input | 75 | NMI | - | Not use |
| 26 | A4 | 0 | Address bus 4 for CPU | 76 | ADSCIRQ | 1 | Interrupt input of ADSC |
| 27 | A5 | 0 | Address bus 5 for CPU | 77 | ODCIRQ | 1 | Interrupt input of ODC |
| 28 | A6 | 0 | Address bus 6 for CPU | 78 | DECIRQ | 1 | Interrupt input of ZIVA |
| 29 | A7 | 0 | Address bus 7 for CPU | 79 | WAKEUP | 0 | Not use |
| 30 | A8 | 0 | Address bus 8 for CPU | 80 | ODCIRQ2 | 1 |  |
| 31 | A9 | 0 | Address bus 9 for CPU | 81 | ADSEP | 1 | Address data selection input |
| 32 | A10 | 0 | Address bus 10 for CPU | 82 | RST | 1 | Reset input |
| 33 | A11 | 0 | Address bus 11 for CPU | 83 | VDD | - | Power supply |
| 34 | VDD | - | Power supply | 84 | TEST1 | 1 | Test signal 1 input |
| 35 | A12 | 0 | Address bus 12 for CPU | 85 | TEST2 | 1 | Test signal 2 input |
| 36 | A13 | 0 | Address bus 13 for CPU | 86 | TEST3 | 1 | Test signal 3 input |
| 37 | A14 | 0 | Address bus 14 for CPU | 87 | TEST4 | 1 | Test signal 4 input |
| 38 | A15 | 0 | Address bus 15 for CPU | 88 | TEST5 | 1 | Test signal 5 input |
| 39 | A16 | 0 | Address bus 16 for CPU | 89 | TEST6 | 1 | Test signal 6 input |
| 40 | A17 | 0 | Address bus 17 for CPU | 90 | TEST7 | 1 | Test signal 7 input |
| 41 | A18 | 0 | Address bus 18 for CPU | 91 | TEST8 | 1 | Test signal 8 input |
| 42 | A19 | 0 | Address bus 19 for CPU | 92 | VSS | - | Ground |
| 43 | VSS | - | Ground | 93 | D0 | 1/0 | Data bus 0 of CPU |
| 44 | A20 | 0 | Address bus 20 for CPU | 94 | D1 | 1/0 | Data bus 1 of CPU |
| 45 | TXSEL | 0 | TX Select | 95 | D2 | 1/O | Data bus 2 of CPU |
| 46 | HAGUP | 0 |  | 96 | D3 | 1/0 | Data bus 3 of CPU |
| 47 | /ADPD |  |  | 97 | D4 | 1/0 | Data bus 4 of CPU |
| 48 | CD/DVD | 0 |  | 98 | D5 | 1/0 | Data bus 5 of CPU |
| 49 | HMFON |  |  | 99 | D6 | 1/0 | Data bus 6 of CPU |
| 50 | TRVSW | 1 | Detection switch of traverse inside | 100 | D7 | 1/0 | Data bus 7 of CPU |

MN103S13BDA (IC301) : Optical disc controller
1.Terminal layout

2.Block diagram

3.Pin function

| Pin NO. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | HDD15 | I/O | ATAPI data |
| 2 | HDD0 | I/O | ATAPI data |
| 3 | HDD14 | I/O | ATAPI data |
| 4 | VDD | - | Apply 3V |
| 5 | HDD1 | I/O | ATAPI data |
| 6 | HDD13 | I/O | ATAPI data |
| 7 | HDD2 | I/O | ATAPI data |
| 8 | VSS | - | GND |
| 9 | HDD12 | I/O | ATAPI data |
| 10 | VDD | - | Apply 2.7V |
| 11 | HDD3 | I/O | ATAPI data |
| 12 | HDD11 | I/O | ATAPI data |
| 13 | HDD4 | I/O | ATAPI data |
| 14 | HDD10 | I/O | ATAPI data |
| 15 | VDD | - | Apply 3V |
| 16 | HDD5 | I/O | ATAPI data |
| 17 | HDD9 | I/O | ATAPI data |
| 18 | VSS | - | GND |
| 19 | HDD6 | I/O | ATAPI data |
| 20 | HDD8 | I/O | ATAPI data |
| 21 | HDD7 | I/O | ATAPI data |
| 22 | VDDH |  |  |
| 23 | NRESET | I | ATAPI reset |
| 24 | MASTER | I/O | ATAPI master / slave selection |
| 25 | NINTO | O | System control interruption 0 |
| 26 | NINT1 | O | System control interruption 1 |
| 27 | WAITDOC | O | System control wait control |
| 28 | NMRST | O | System control reset (Connect to TP302) |
| 29 | DASPST | 1 | DASP signal initializing (VSS connected) |
| 30 | VDD | - | Apply 3V |
| 31 | OSCO2 | O | OPEN (Connect to TP140) |
| 32 | OSCI2 | 1 | OPEN (Connect to TP303) |
| 33 | UATASEL | I | VSS connected |
| 34 | VSS | - | GND |
| 35 | PVSSDRAM |  | VSS connected |
| 36 | PVDDDRAM |  | VDD (2.7V) connected |
| 37 | CPUADR17 | I | System control address |
| 38 | CPUADR16 | I | System control address |
| 39 | VSS | - | GND |
| 40 | CPUADR15 | 1 | System control address |
| 41 | CPUADR14 | 1 | System control address |
| 42 | CPUADR13 | 1 | System control address |
| 43 | CPUADR12 | 1 | System control address |
| 44 | VDD | - | Apply 2.7V |
| 45 | CPUADR11 | I | System control address |


| Pin NO. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 46 | CPUADR10 | 1 | System control address |
| 47 | CPUADR9 | 1 | System control address |
| 48 | CPUADR8 | 1 | System control address |
| 49 | CPUADR7 | 1 | System control address |
| 50 | CPUADR6 | 1 | System control address |
| 51 | CPUADR5 | 1 | System control address |
| 52 | CPUADR4 | 1 | System control address |
| 53 | CPUADR3 | 1 | System control address |
| 54 | CPUADR2 | 1 | System control address |
| 55 | CPUADR1 | 1 | System control address |
| 56 | VSS | - | GND |
| 57 | CPUADR0 | 1 | System control address |
| 58 | NCS | 1 | System control chip selec |
| 59 | NWR | 1 | System control write |
| 60 | NRD | 1 | System control read |
| 61 | VDD | - | Apply 3V |
| 62 | CPUDT7 | I/O | System control data |
| 63 | CPUDT6 | I/O | System control data |
| 64 | PVPPDRAM | 0 | VSS connected |
| 65 | PTESTDRAM | 1 | VSS connected |
| 66 | PVDDDRAM |  | VDD (2.7V) connected |
| 67 | PVSSDRAM |  | VSS connected |
| 68 | CPUDT5 | I/O | System control data |
| 69 | CPUDT4 | I/O | System control data |
| 70 | CPUDT3 | I/O | System control data |
| 71 | VSS | - | GND |
| 72 | CPUDT2 | I/O | System control data |
| 73 | CPUDT1 | I/O | System control data |
| 74 | CPUDT0 | I/O | System control data |
| 75 | CLKOUT1 | 0 | 16.9/11.2/8.45MHz clock |
| 76 | VDD | - | Apply 3V |
| 77 | TEHLD | 0 | Mirror gate (Connect to TP141) |
| 78 | DTRD | 0 | Data part frequency control switch (Connect to TP304) |
| 79 | IDGT | 0 | Part CAPA switch (Connect to TP305) |
| 80 | BDO | 1 | RF dropout / BCA data of making to binary |
| 81 | CPDET2 | 1 | Outer side CAPA detection |
| 82 | CPDET1 | 1 | Side of surroundings on inside |
| 83 | VSS | - | GND |
| 84 | MMOD | 1 | VSS connected |
| 85 | NRST | I | System reset |
| 86 | VDD | - | Apply 3V |
| 87 | CLKOUT2 | 0 | 16.9MHz clock |
| 88 | SBCK/PLLOK | 0 | Frame mark detection |
| 89 | IDOHOLD | 0 | ID gate for tracking holding (Connect to TP307) |
| 90 | JMPINH | 0 | Jump prohibition |


| Pin NO. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 91 | LG | O | Land / group switch |
| 92 | NTRON | 1 | Tracking ON |
| 93 | DACDATA | 0 | Sereal output (Connect to TP148) |
| 94 | DACLRCK | 0 | L and R identification output (Connect to TP149) |
| 95 | DACCLK | 1 | Clock for serial output |
| 96 | IPFLAG | 1 | Interpolation flag input |
| 97 | BLKCK | 1 | Sub-code,Block clock input (VSS connected) |
| 98 | LRCK | I | L and R identification signal output (VSS connected) |
| 99 | VSS | - | GND |
| 100 | OSCI1 | 1 | 16.9 MHz oscillation |
| 101 | OSCO1 | 0 | 16.9 MHz oscillation |
| 102 | VDD | - | Apply 3V |
| 103 | PVSS | - | GND |
| 104 | PVDD | - | Apply 3V |
| 105 | P1 | I/O | Terminal MASTER polarity switch input (VDD 3V connected) |
| 106 | P0 | I/O | CIRC-RAM OVER/UNDER <br> Interruption signal input (VDD 3V connected) |
| 107 | VSS | - | GND |
| 108 | SBCK | O | Sub-code, Clock output for serial input (Connect to TP306) |
| 109 | SUBC | 1 | Sub-code, Serial input |
| 110 | NCLDCK | 1 | Sub-code, Frame clock input |
| 111 | CHCK40 | 1 | Read clock to DAT3~0 (Output of dividing frequency four from ADSC) |
| 112 | DAT3 | 1 | Read data from DISC |
| 113 | DAT2 | 1 | (Parallel output from ADSC) |
| 114 | DAT1 | 1 |  |
| 115 | DAT0 |  |  |
| 116 | VDD | - | Apply 3V |
| 117 | SCLOCK | I/O | Debugging serial clock (Not use) ( 270 Qpull up) |
| 118 | SDATA | I/O | Debugging serial data (Not use) (270 亿 pull up) |
| 119 | MONI3 | 0 | Internal goods title monitor (Connect to TP150-TP153) |
| 120 | MONI2 | 0 |  |
| 121 | MONI1 | 0 |  |
| 122 | MONIO | 0 |  |
| 123 | VSS | - | GND |
| 124 | NEJECT | 1 | Eject detection |
| 125 | VDD | - | Apply 2.7V |
| 126 | NTRYCL | 1 | Tray close detection (Not use) |
| 127 | NDASP | I/O | ATAPI Drive active/ Slave connection I/O |
| 128 | NCS3FX | 1 | ATAPI host chip selec (Not use) |
| 129 | NCS1FX | 1 | ATAPI host chip selec (Not use) |
| 130 | VDD | - | Apply 3V |
| 131 | DA2 | I/O | ATAPI host address |
| 132 | DAO | I/O | ATAPI host address (Not use) |


| Pin NO. | Symbol | I/O | Function |
| :---: | :--- | :---: | :--- |
| 133 | NPDIAG | I/O | ATAPI slave master diagnosis input |
| 134 | VSS | - | GND |
| 135 | DA1 | I/O | ATAPI host address (Not use) |
| 136 | NIOCS16 | O | ATAPI output of selection of width of host data bus |
| 137 | INTRQ | O | ATAPI host interruption output |
| 138 | VDD | - | Apply 3V |
| 139 | NDMACK | I | ATAPI host DMA response (Not use) |
| 140 | IORDY | O | ATAPI host ready output (Connect to TP157) |
| 141 | NIORD | I | ATAPI host read (Not use) |
| 142 | VSS | - | GND |
| 143 | NIOWR | I/O | ATAPI host writes |
| 144 | DMARQ | O | ATAPI host DMA request (Connect to TP159) |

## MN67706ZY (IC201) : ADSC

1.Terminal Layout

2.Pin Functions

| Pin No. | Symbol | I/O |  |
| :---: | :--- | :---: | :--- |
| 1 | AS(AD2) | I | AS : Full adder signal(FEP) |
| 2 | TE(AD1) | I | Phase difference/3 beam tracking error(FEP) |
| 3 | FE(ADO) | I | Focus error(FEP) |
| 4 | AVDD | - | Apply 3.3V(For analog circuit) |
| 5 | FODRV(DA1) | O | Focus drive(DRVIC) |
| 6 | TRDRV(DAO) | O | Tracking drive(DRVIC) |
| 7 | AVSS | - | Ground(For analog circuit) |
| 8 | ARF | I | Equivalence RF+(FEP) |
| 9 | NARF | I | Equivalence RF-(FEP) |
| 10 | IREF1 | I | Reference current1(For DBAL) |
| 11 | IREF2 | I | Reference current2(For DBLL) |
| 12 | DSLF1 | I/O | Connect to capacitor1 for DSL |
| 13 | DSLF2 | I/O | Connect to capacitor2 for DSL |
| 14 | AVDD | - | Apply 3.3V(For analog circuit) |
| 15 | VHALF | I | Reference voltage 1.65+-0.1V(FEP) |
| 16 | PLPG | - | Not use(PLL phase gain setting resistor terminal) |
| 17 | PLFG | - | Not use(PLL frequency gain setting resistor terminal) |
| 18 | VREFH | I | Reference voltage 2.2V+-0.1V(FEP) |
| 19 | RVI | I/O | Connect to resistor for VREFH reference current source |
| 20 | AVSS | - | Ground(For analog circuit) |
| 21 | PLFLT1 | O | Connect to capacitor1 for PLL |
| 22 | PLFTT2 | O | Connet to capacitor2 for PLL |
| 23 | IITOUT | I/O | Output for jitter signal monitor |
| 24 | RFDIF | I | Not use |
| 25 | CSLFL1 | I/O | Pull-up to VHALF |


| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 26 | VFOSHORT | 0 | VFO short output |
| 27 | AVDD | - | Apply 3.3V(For analog circuit) |
| 28 | HPFIN | 1 | Pull-up to VHALF |
| 29 | HPFOUT | 0 | Connect to TP208 |
| 30 | AVSS | - | Ground(For analog circuit) |
| 31 | LPFIN | 1 | Pull-up to VHALF |
| 32 | LPFOUT | 0 | Not use |
| 33 | CMPIN | 1 | Connect to TP210 |
| 34 | TRCRS | 1 | Input signal for track cross formation |
| 35 | VCOF | 1/0 | JFVCO control voltage |
| 36 | DBALO | 0 | DSL balance adjust output |
| 37 | JLINE | 0 | J-line setting output(FEP) |
| 38 | AVDD | - | Apply 3.3V(For analog circuit) |
| 39 | LOUT | 0 | Connect to TP203 (Analog audio left output) |
| 40 | ROUT | 0 | Connect to TP204 (Analog audio right output) |
| 41 | AVSS | - | Ground(For analog circuit) |
| 42 | TGBAL | 0 | Tangential balance adjust(FEP) |
| 43 | TBAL | 0 | Tracking balance adjust(FEP) |
| 44 | FBAL | 0 | Focus balance adjust(FEP) |
| 45 | 33VSS | - | Ground(For I/O) |
| 46 | 33VDD | - | Apply 3.3V(For I/O) |
| 47 | OFTR | I | Off track signal |
| 48 | SYSCLK | 1 | 16.9344 MHz system clock input(ODC) |
| 49 | BDO | 1 | Drop out(FEP) |
| 50 | TSTSG | 0 | Calibration signal(FEP) |
| 51 | TRSDRV | 0 | Traverse drive(DRVIC) |
| 52 | SPDRV | 0 | Spindle drive output(DRVIC) |
| 53 | FG | 1 | FG signal input (Spindle motor driver) |
| 54 | TILTP | 0 | Connect to TP205 |
| 55 | TILT | 0 | Connect to TP206 |
| 56 | TILTN | 0 | Connect to TP207 |
| 57 | 25VSS | - | Ground(For internal core) |
| 58 | 25VDD | - | Apply 2.5V(For internal core) |
| 59 | DTRD | 1 | Data read control signal(ODC) |
| 60 | IDGT/TEMUTE | 1 | Pull-down to Ground |
| 61 | LRCK/CPDET2 | 0 | LR channel data strobe(ODC)/ |
| 62 | BLKCK/CPDET1 | 0 | CD sub code synchronous signal(ODC)/ |
| 63 | SBCK/PLLOK | 1 | CD sub code data shift clock(ODC)/PLL pull-in OK signal input |
| 64 | IDHOLD | 1 | Pull-down to Ground |
| 65 | DACLRCKJMPINH | 1 | 1bit DAC-LR channel data strobe(ODC)/ |
| 66 | DACDATA/LG | 1 | CD 1 bit DAC channel data(ODC) |
| 67 | NTRON | 0 | L: Tracking ON(ODC) |
| 68 | DACCLK | 0 | 1 bit DAC channel data shift clock(ODC) |
| 69 | IPFLAG | 0 | CIRC error flag(ODC) |
| 70 | SUBC | 0 | CD sub code(ODC) |
| 71 | NCLDCK/JUMP | 0 | CD sub code data frame clock(ODC)/DVD JUMP signal(ODC) |
| 72 | MINTEST | 1 | Pull-down to Ground(For MINTEST) |
| 73 | TEST | 1 | Pull-down to Ground(For TEST) |
| 74 | 33VSS | - | Ground(For I/O) |
| 75 | 33VDD | - | Apply 3.3V(For I/O) |
| 76 | CHCK40 | 0 | Clock for SRDATA(ODC) |
| 77 | DAT3 | 0 | SRDATA3(ODC) |
| 78 | DAT2 | 0 | SRDATA2(ODC) |
| 79 | DAT1 | 0 | SRDATA1(ODC) |
| 80 | DATO | 0 | SRDATAO(ODC) |


| Pin No. | Symbol | I/O |  |
| :---: | :--- | :---: | :--- |
| 81 | $33 V$ Function | - | Ground(For I/O) |
| 82 | $33 V D D$ | - | Apply 3.3V(For I/O) |
| 83 | TX | O | Digital audio interface |
| 84 | XRESET | I | Reset input (System control) |
| 85 | ENS | I | Servo DSC serial I/F chip select (System control) |
| 86 | ENC | I | CIRC serial I/F chip select (System control) |
| 87 | CPUIRQ | O | Interrupt request (System control) |
| 88 | CPUCLK | I | Syscon serial I/F clock (System control) |
| 89 | CPUDTIN | I | Syscon serial I/F data input (System control) |
| 90 | CPUDTOUT | O | Syscon serial I/F data output (System control) |
| 91 | MONA | O | Connect to TP226 (Monitor terminal A) |
| 92 | MONB | O | Connect to TP225 (Monitor terminal A) |
| 93 | MONC | O | Connect to TP224 (Monitor terminal A) |
| 94 | NC | O | Connect to TP211 |
| 95 | $25 V S S$ | - | Ground(For internal core) |
| 96 | $25 V D D$ | - | Apply 2.5V(For internal core) |
| 97 | LDCUR(AD6) | I |  |
| 98 | TDOFS(AD5) | I |  |
| 99 | TG(AD4) | I | Tangential phase difference(FEP) |
| 100 | RFENV(AD3) | I | RF envelope input(FEP) |

NJM4580D (IC741, IC751) : LPF, Mic and H.phone Amp.
1.Terminal layout

(TOP VIEW)
2.Block diagram


■ IC-PST9140-T (IC702) : Reset IC

1. Block diagram


■ NJM78M05FA (IC953) : Regulator

## 1. Terminal layout



1. INPUT
2. GND
3. OUTPUT

## 2. Block diagram



STR-G6651 (IC901) : Switch regulator

1.Terminal layout / Block diagram


■ TC7SH32FU-X (IC312) : Timing control
1.Terminal layout
1.Terminal layout

2.Block diagram



- TC7SH08FU-X (IC311) : Timing control
1.Terminal layout


ZIVA3-PE0 (IC501) : AV Decoder

| Pin No. |  | Symbol | I/O | Function |
| :---: | :--- | :--- | :--- | :--- |
| 1 | PIOO | IVA3-PEO (1/5) | Programmable I/O pins.Input mode after reset. |  |
| 2 | HDATAO |  | 8-bit bi-derectional host data bus. writes data to the decoder Code FIFO via HDATA. <br> MSB of the 32-bit word is written first. The host also reads and writes the decoder <br> internal registers and local SDRAM via HDATA. |  |
| 3 | HDATA1 | I/O |  |  |


| Pin No. | Symbol | 1/O | Function |
| :---: | :---: | :---: | :---: |
| 44 | PIO28 |  |  |
| 45 | PIO29 | 1/O | Programmable I/O pins. Output mode after reset |
| 46 | PIO30 |  |  |
| 47 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 48 | PIO31 | 1/O | Programmable I/O pins. Output mode after reset |
| 49 | VSS |  | Ground for core logic and I/O signals. |
| 50 | NC | O | No Connection |
| 51 |  |  |  |
| 52 | PIO1 | 1/0 | Programmable I/O pins. Input mode after reset |
| 53 | MDATA15 | I/O | Memory data |
| 54 | MDATAO | 1/O | Memory data |
| 55 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 56 | MDATA14 | 1/O | Memory data. |
| 57 | VSS |  | Ground for core logic and I/O signals. |
| 58 | MDATA1 |  |  |
| 59 | MDATA13 | I/O | Memory data. |
| 60 | MDATA2 |  |  |
| 61 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 62 | MDATA12 | I/O | Memory data. |
| 63 | VSS |  | Ground for core logic and I/O signals. |
| 64 | MDATA3 | I/O | Memory data. |
| 65 | VDD-2.5 | - | 2.5-V supply voltage for core logic. |
| 66 | MDATA11 | 1/0 | Memory data. |
| 67 | VSS | - | Ground for core logic and I/O signals. |
| 68 | MDATA4 | I/O | Memory data. |
| 69 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 70 | MDATA10 | I/O | Memory data. |
| 71 | VSS | - | Ground for core logic and I/O signals. |
| 72 | MDATA5 |  |  |
| 73 | MDATA9 | I/O | Memory data. |
| 74 | MDATA6 |  |  |
| 75 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 76 | MDATA8 | I/O | Memory data. |
| 77 | VSS |  | Ground for core logic and I/O signals. |
| 78 | MDATA7 | I/O | Memory data. |
| 79 | LDQM | 0 | SDRAM LDQM. |
| 80 | UDQM | 0 | SDRAM UDQM. |
| 81 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 82 | $\overline{\text { MWE }}$ | 0 | SDRAM write enable. Decoder asserts active LOW to request a write operation to the SDRAM array. |
| 83 | VSS | - | Ground for core logic and I/O signals. |
| 84 | SD-CLK | 0 | SDRAM system clock. |
| 85 | SD-CAS | 0 | Active LOW SDRAM column address. |
| 86 | SD-RAS | 0 | Active LOW SDRAM row address. |
| 87 | VDD-3.3 | - | 3.3-V supply voltage for I/o signals. |
| 88 | SD-CS1 | 0 | Active LOW SDRAM bank select. |
| 89 | VSS | - | Ground for core logic and I/O signals. |
| 90 | SD-CS0 | 0 | Active LOW SDRAM bank select. |
| 91 | VDD-2.5 |  | $2.5-\mathrm{V}$ supply voltage for core logic. |
| 92 | NC | 0 | No Connection. |
| 93 | VSS | - | Ground for core logic and I/O signals. |
| 94 | NC | 0 | No Connection. |
| 95 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 96 | MADDR9 | 0 | Memory address. |
| 97 | VSS | - | Ground for core logic and I/O signals. |
| 98 | MADDR11 | 0 | Memory address. |

ZIVA3-PEO (3/5)

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 99 | MADDR8 | 0 | Memory address. |
| 100 | MADDR10 |  |  |
| 101 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 102 | MADDR7 | 0 | Memory address. |
| 103 | VSS | - | Ground for core logic and I/O signals. |
| 104 | MADDR0 | 0 | Memory address. |
| 105 | MADDR6 |  |  |
| 106 | MADDR1 |  |  |
| 107 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 108 | MADDR5 | 0 | Memory address. |
| 109 | VSS | - | Ground for core logic and I/O signals. |
| 110 | MADDR2 | 0 | Memory address. |
| 111 | MADDR4 |  |  |
| 112 | MADDR3 |  |  |
| 113 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 114 | NC | 0 | No Connection |
| 115 | VSS | - | Ground for core logic and I/O signals. |
| 116 | NC | 0 | No Connection |
| 117 | VDD-2.5 | - | $2.5-\mathrm{V}$ supply voltage for core logic. |
| 118 | NC | 0 | No Connection |
| 119 | VSS | - | Ground for core logic and I/O signals. |
| 120 | NC | 0 | No Connection |
| 121 |  |  |  |
| 122 |  |  |  |
| 123 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 124 | NC | 0 | No Connection |
| 125 | VSS | - | Ground for core logic and I/O signals. |
| 126 | NC | 0 | No Connection |
| 127 |  |  |  |
| 128 | RESERVED | 0 | Open drain signal, must be pulled-up via 4.7 kW to 3.3 volts. |
| 129 | PIO2 | I/O | Programmable I/O pins. Input mode after reset. |
| 130 | NC | 0 | No Connection |
| 131 | RESERVED | I | Tie to VSS or VDD-3.3 |
| 132 |  |  |  |
| 133 | PIO3 | I/O | Programmable I/O pins. Input mode after reset. |
| 134 | VDD-3.3 |  | 3.3-V supply voltage for I/O signals. |
| 135 | RESERVED | 1 | Tie to VSS or VDD-3.3 |
| 136 | VSS | - | Ground for core logic and I/O signals. |
| 137 | RESERVED | 1 | Tie to VSS or VDD-3.3 |
| 138 | PIO4 | 1/O | Programmable I/O pins. Input mode after reset. |
| 139 | RESERVED | I | Tie to VSS or VDD-3.3 |
| 140 |  |  |  |
| 141 | PIO5 | 1/0 | Programmable I/O pins.Input mode after reset. |
| 142 | VDATAOVDATA1 | 0 | Video data bus. Byte serial CbYCrY data synchronous with VCLK. At power-up, the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |
| 143 |  |  |  |
| 144 | VDD-2.5 | - | $2.5-\mathrm{V}$ supply voltage for core logic. |
| 145 | VDATA2 | 0 | Video data bus. Byte serial CbYCrY data synchronous with VCLK. At power-up, the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |
| 146 | VSS | - | Ground for core logic and I/O signals. |
| 147 | PIO6 | 1/O | Programmable I/O pins. Input mode after reset. |
| 148 | VDATA3 | 0 | Video data bus. Byte serial CbYCrY data synchronous with VCLK. At power-up, the decoder does not drive VDATA. During boot-up, the decoder uses configuration parameters to drive or 3-state VDATA |


| Pin No. | Symbol | I/O | Function |
| :--- | :--- | :--- | :--- |
| 149 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 150 | VDATA4 | O | Video data buses for byte sequential CbYCrY data. <br> The decoder does not run VDATA during the power up procedure. However, <br> during booting the decoder uses operational configuration parameters or 3-state VDATA. |
| 151 | VSS | - | Ground for core logic and I/O signals. |
| 152 | VDATA5 | O | Video data buses for byte sequential CbYCrY data. <br> The decoder does not run VDATA during the power up procedure. However, <br> during booting the decoder uses operational configuration parameters or 3-state VDATA. |
| 153 | PIO7 | I/O | Programmable I/O pin. Input mode after resetting. |

ZIVA3-PEO (5/5)

| Pin No . | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 186 <br> 187 <br> 188 <br> 189 | DVD-DATA7 <br> /CDG-SCLK <br> DVD-DATA6 <br> /CDG-SOS1 <br> DVD-DATA5 <br> /CDG-VFSY <br> DVD-DATA4 <br> /CDG-SDATA | 1 | DVD parallel compressed data from DVD DSP. When DVD DSP sends 32-bit words, it must write the MSB first. <br> CDG-SDATA:CD+G (Subcode) Data.Indicates serial subcode data input. <br> CDG-VSFY:CD+G (Subcode)Frame Sync. Indicates frame-start or composite synchronization input. CDG-SOS1:CD+G (Subcode) Block Sync.Indicates block-start synchronization input. CDG-SCLK: CD+G(Subcode)Clock. Indicates subcode data clock input or output. |
| 190 | PIO10 | 1/O | Programmable I/O pins. Input mode after reset. |
| 191 | VREQUEST | 0 | Video request. Decoder asserts VREQUEST to indicate that the video input buffer has available space. Polarity is programmable. |
| 192 | VSTROBE | 1 | Video strobe. Programmable dual mode pulse. Asynchronous and synchronous. In Asynchronous mode, an external source pulses VSTROBE to indicate data is ready for transfer. In synchronous mode VSTROBE clock data. |
| 193 | VDD-3.3 | - | 3.3-V supply voltage for I/O signals. |
| 194 | NC | 0 | No Connection |
| 195 | VSS | - | Ground for core logic and I/O signals. |
| 196 | V-DACK | I | In synchronous mode, Video data acknowledge. Asserted when DVD data is valid.Polarity is programmable. |
| 197 | VDD-2.5 | - | $2.5-\mathrm{V}$ supply voltage for core logic. |
| 198 | RESERVED | 1 | Tie to VSS or VDD-3.3 |
| 199 | VSS | - | Ground for core logic and I/O signals. |
| 200 | ERROR | I | Error in input data. If ERROR signal is not available from the DSP it must be grounded. |
| 201 | HOST8SEL | 1 | Always Ttie to VDD-3. 3 |
| 202 | HADDRO |  |  |
| 203 | HADDR1 | 1 | Host address bus. 3-bit address bus selects one of eight host interface registers. |
| 204 | HADDR2 |  |  |
| 205 | DTACKSEL | 1 | Tie HIGH to select $\overline{\text { WAIT }}$ signal, LOW to select DTACK signal (Motorola 68 K mode). |
| 206 | $\overline{\text { CS }}$ | I | Host chip select.Host asserts CS to select the decoder for a read or write operation.The falling edge of this signal triggers the read or write operation. |
| 207 | R/W | 1 | Read/write strobe in M mode. write strobe in I mode. Host asserts R/ $\bar{W}$ LOW to select write and LOW to select read. |
| 208 | $\overline{\mathrm{RD}}$ | 1 | Read strobe in I mode. Must be held HIGH in M Mode |

VICTOR COMPANY OF JAPAN, LIMITED
OPTICAL DISC BUSINESS DIV. PERSONAL \& MOBILE NETWORK BUSINESS UNIT
AV \& MULTIMEDIA COMPANY 1644, Shimotsuruma, Yamato, Kanagawa 242-8514, Japan

